


- Synchronous DCDC Buck Controller
  - 5.5V-100V Wide Input Range
  - 0.8V-60V Adjustable Output Voltage
  - 0.8V±1% Reference Voltage
  - 40ns Minimum  $t_{ON}$
  
- Selectable Diode Emulation or FPWM
- 7.5-V Gate Drivers
  - 2.3-A Source and 3.5-A Sink Current
  - $f$  Low-side Soft Start for prebiased Start-
    - Transient Response
    - Voltage-mode control with line feedforward
    - High Gain Bandwidth Error Amplifier
- Protection Features for Robustness
  - Adjustable Soft Start time
  - Hiccup-mode Overcurrent Protection

Parameter	Condition	Value
Input Voltage	DC up to 85V	15V-85V
Output Voltage	I <sub>out</sub> =0A~8A	12V ± 1%
Output Current	Continuous DC current	8A



EV82A30-B-04A Evaluation Board Top View

SCT82A30 Efficiency, Freq.=400KHz

Evaluation board EV82A30-B-01A is easy to set up to evaluate the performance of SC92A30 synchronous step-down DCDC converter. Refer to Figure 1 for proper measurement equipment setup and follow the procedure below:

1. Place jumpers in the following positions:
  - VIN,GND : Connect the power supply to the input of converter.
  - VOUT,GND : Connect the load to the output of converter.
  - VIT( c)

NOTE: When measuring the voltage ripple, care must be taken to avoid a long ground lead on the oscilloscope probe. Measure the input or output voltage ripple by touching the probe tip directly across relevant capacitor of VIN or VOUT. See Figure 2 for proper scope probe technique.



Figure 2. Measuring Voltage Ripple across Terminals or Directly Across Ceramic Capacitor





Table 2. SCT82A30 EVM Bills of Materials

<b>Manufacture</b>	<b>Part Number</b>	<b>Designator</b>
--------------------	--------------------	-------------------




Figure 4. Top Layer




Figure 5. Internal 1 Layer




Figure 6. Internal 2 Layer




Figure 7. Bottom Layer

Vin=48V, Vout=12V, unless otherwise noted




Figure 8. Power Up  
(CH-1: Vin, CH-2: Vout, CH-3: PG, CH-IL)




Figure 9. Power Down  
(CH-1: Vin, CH-2: Vout, CH-3: PG, CH-IL)




Figure 10. Startup at Output Hard-short  
(CH-1: Vin, CH-2: Vout, CH-3: PG, CH-IL)




Figure 11. Output Hard-short and Recovery  
(CH-1: Vin, CH-2: Vout, CH-3: PG, CH-IL)




Figure 12. Load Transient  
(2A-6A, SR=1600mA/us, CH-4: Iout, CH-2: Vout)




Figure 13. SYNCIN and SYNCOUT  
(CH-1: SYNCIN, CH-2: SW, CH-3: SYNCOUT)

Figure 14.  
(CH-



### Overcurrent Protection

The EVM implements current sense schemes, using the on-state resistance of the low-side MOSFET, limiting the inductor current during an overload or output short-circuit condition. The controller senses the inductor current during the PWM off-time when LO is high.

If an application requires a higher current, R7 can be used to achieve an expected system current. The current limit threshold can be calculated by Equation 4.

$$I_{lim} = \frac{V_{lim}}{200 \cdot R_{DS(on)}} \quad (4)$$

### Under Voltage Lockout Threshold

The SCT82A30 are enabled when the VIN pin voltage rises about 5.5V and the EN pin voltage exceeds the enable threshold of 1.2V.

If an application requires a higher system under voltage lockout threshold, two external resistors divider (R2 and R3) in Figure 16 can be used to achieve an expected system UVLO. The UVLO rising and falling threshold can be calculated by Equation 5 and Equation 6 respectively.

$$V_{UVLO(rising)} = \frac{V_{IN} \cdot R_{UVLO2}}{R_{UVLO1} + R_{UVLO2}} \quad (5)$$

$$V_{UVLO(falling)} = V_{IN} \cdot \frac{R_{UVLO1}}{R_{UVLO1} + R_{UVLO2}} \quad (6)$$

where:

- $V_{IN(ON)}$  is the rising threshold of Vin UVLO.
- $V_{IN(OFF)}$  is the falling threshold of Vin UVLO




Figure 16. VIN UVLO Programmable by EN Dividers

## IMPORTANT NOTICE