

## 15W High-Integration, High-Efficiency PMIC for Wireless Power Transmitter

- VIN Input Voltage Range: 4.2V-20V
- PVIN Input Voltage Range: 1V-15V
- Up to 15W Power Transfer
- Integrated Full-Bridge Power Stage with 16-mR<sub>ds(on)</sub> of Power MOSFETs
- Integrated 5V-100mA LDO
- Optimized for EMI Reduction
- Build-in 3.3V-100mA LDO
- Integrated Lossless Input Current Sensor with ±2% accuracy for FOD and current Demodulation
- 3.3V and 5V PWM Signal Logic Compatible
- Input Under-Voltage Lockout
- Over Current Protection
- Over Temperature Protection



BST2	8	Power supply bias for the high-side power MOSFET gate driver of Q3 as shown in the block diagram. Connect a 0.1uF capacitor from BST2 pin to SW2 pin.
SW2	9	Switching node of the half-bridge FETs Q3 and Q4.
SW1	10	Switching node of the half-bridge FETs Q1 and Q2.
BST1	11	Power supply bias for the high-side power MOSFET gate driver of Q1 as shown in the block diagram. Connect a 0.1uF capacitor from BST1 pin to SW1 pin.
EN	12	Enable pin. Pull the pin high or keep it floating to enable the IC. When the device is enabled, 5V LDO will start to work if VIN higher than UVLO threshold. After VDD is established, power stage responds to PWM input logic then.
ISNS	13	Current detection output. The voltage of the pin is proportional to the input current.
PWM2	14	PWM logic input to the FET Q3 and Q4 as shown in the Block Diagram. Logic HIGH turns off the low-side FET Q4, and turns on the high-side FET Q3. Logic LOW turns off the high-side FET Q3 and turns on the low-side FET Q4. When PWM input is in the tri-state mode, both Q3 and Q4 are turned off.
PWM1	15	PWM logic input to the FET Q1 and Q2 as shown in the Block Diagram. Logic HIGH turns off the low-side FET Q2, and turns on the high-side FET Q1. Logic LOW turns off the high-side FET Q1 and turns on the low-side FET Q2. When PWM input is in the tri-state mode, both Q1 and Q2 are turned off.

Over operating free-air temperature range unless otherwise noted

PARAMETER	DEFINITION	MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage range	4.2	20	V
P <sub>VIN</sub>	Input voltage range	1	15	V
T <sub>J</sub>	Operating junction temperature	-40	125	°C

PARAMETER	DEFINITION	MIN	MAX	UNIT
V <sub>ESD</sub>	Human Body Model(HBM), per ANSI-JEDEC-JS-001-2014 specification, all pins <sup>(1)</sup>	-2	+2	kV
	Charged Device Model(CDM), per ANSI-JEDEC-JS-002-2014specification, all pins <sup>(2)</sup>	-1	+1	kV

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

PARAMETER	THERMAL METRIC	DFN-19L	UNIT
R	Junction to ambient thermal resistance <sup>(1)</sup>	48	°C/W
R	Junction to case thermal resistance <sup>(1)</sup>	45	

(1) SCT provides R<sub>ja</sub> and R<sub>jc</sub> numbers only as reference to estimate junction temperatures of the devices. R<sub>ja</sub> and R<sub>jc</sub> are not a characteristic of package itself, but of many other system level characteristics such as the design and layout of the printed circuit board (PCB) on which the SCT63140 is mounted, thermal pad size, and external environmental factors. The PCB board is a heat sink that is soldered to the leads of the SCT63140. Changing the design or configuration of the PCB board changes the efficiency of the heat sink and therefore the actual R<sub>ja</sub> and R<sub>jc</sub>.

# SCT63140

$V_{PVIN1}=V_{PVIN2}=12V$ ,  $V_{DD}=5V$ , typical value is tested under 2

SYMBOL	PARAMETER		MIN	MAX	UN
<b>Input supplies and UVLO</b>					
$V_{IN}$	Operating input voltage		4.2	20	
$P_{VIN}$	Operating input voltage		1	15	
$V_{IN\_UVLO}$	$V_{IN}$ UVLO Threshold Hysteresis				m
$V_{DD\_UVLO}$	$V_{DD}$ UVLO Threshold Hysteresis			440	m
$I_{SHDN}$	Shutdown current from VIN pin	EN=0V, VIN=12V	1		A
	Shutdown current from PVIN1,PVIN2	EN=0V, PVIN=12V	1	3	u
$I_{VINQ}$	Quiescent current from VIN pin	EN floating, VDD=5V, no loading on LDO		300	u
$I_{PVINQ}$		EN floating, VDD=5V, no loading on LDO		50	u

## ENABLE INPUTS and PWM logic




Figure 2. Transfer Efficiency with 5W RX@ Vout=5V




Figure 3. Transfer Efficiency with 10W RX@ Vout=9V




Figure 4. Transfer Efficiency with 15W RX@ Vout=12V




Figure 5. 5V LDO iout vs Vout

Figure 6. 3.3V LDO iout vs Vout

Figure 7. Current Sense Output Voltage vs Iin




Figure 8. Functional Block Diagram





## 3.3V LDO

The SCT63140 has an integrated low-dropout (LDO) voltage regulator that provides a 3.3V supply regulated 3.3V voltage on V3V pin. The output current capability is 100mA. 00102(en-US) / 7143546 (en-US) / 2019-03-27 (en-US) / WIP / 701MC / Span / MCID 12 / Lang (en-US) / BDC q0.00000912 0 61



Application Waveforms




Figure 12. Power Up




Figure 13. Power Up




Figure 14. Power Down




Figure 15. Power Down




Figure 16. Full bridge @Vin=5V, RX=5W



Figure 17. Full bridge @Vin=9V, RX=10W

## Layout Guideline

Proper PCB layout is a critical for SCT63140 guidelines as below:

For better results, follow these

1. Bypass capacitors from PVIN to PGND should put next to PVIN and PGND pin as close as possible especially for the two small capacitors.
2. PGND connect to bottom layer by via between capacitors.
3. Bypass capacitors from VIN to GND should put next to VIN and GND pin as close as possible especially for the small capacitor.
4. Bypass capacitor for VDD place next to VDD pin.
5. Bypass capacitor for V3V place next to V3V pin.





Figure 18. PCB Layout Example





FCQFN-15L (3x3) Package Outline Dimensions

	Symbol	Dimensions in Millimeters		
		Min.	Nom.	Max.
TOTAL THICKNESS	A	0.70	0.75	0.80
STAND OFF	A1	0	0.02	0.05
MOLD THICKNESS	A2		0.55	
L/F THICKNESS	A3		0.203 REF	
LEAD WIDTH	b	0.20	0.25	0.30
	b1	0.25	0.30	0.35
BODY SIZE	X	D	3.00 BSC	
	Y	E	3.00 BSC	
LEAD PITCH	e	0.50 BSC		
	e1	0.775 BSC		
	e2	0.525 BSC		
LEAD LENGTH	L	0.30	0.40	0.50
	L1	0.225	0.325	0.425
	L2	1.65	1.75	1.85
	L3	0.90	1.00	1.10
PACKAGE EDGE TOLERANCE	aaa		0.1	
MOLD FLATNESS	ccc		0.1	
COPLANARITY	eee		0.08	
LEAD OFFSET	bbb		0.1	

**NOTE:**

1. Drawing proposed to be made a JEDEC package outline MO-220 variation.
2. Drawing not to scale.
3. All linear dimensions are in millimeters.
4. Thermal pad shall be soldered on the board.
5. Dimensions of exposed pad on bottom of package do not include mold flash.
6. Contact PCB board fabrication for minimum solder mask web tolerances between the pins.



PN	DESCRIPTION	COMMENTS
SCT63240	<p>20W High-Integration, High-Efficiency PMIC for Wireless Power Transmitter</p> <p>Integrate a 5V-1A Step-down DC/DC converter compared with SC63140.</p>	<ul style="list-style-type: none"> <li>VIN Input Voltage Range: 4.2V-20V</li> <li>PVIN Input Voltage Range: 1V-17V</li> <li>Up to 20W Power Transfer</li> <li>Integrated High Efficiency Full-Bridge Power Stage</li> <li>Integrated High Efficiency 5V-1A Step-down DC/DC Converter</li> <li>Optimized for EMI</li> <li>Build in 3.3V-200mA LDO</li> <li>Provide 2.5V Voltage Reference</li> <li>Integrated Input Current sense with <math>\pm 2\%</math> accuracy for FOD and modulation</li> <li>3.3V and 5V PWM Signal compatible</li> <li>Input Under-Voltage Lockout</li> <li>Over current protection</li> <li>3mm*4mm QFN-19L Package</li> </ul>




Figure 19. SCT63240 Typical Application

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee the third party Intellectual Property rights are not infringed upon when integrating Silicon Content Technology (SCT) products into any application. SCT will not assume any legal responsibility for any said applications.